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Abstract—A single-phase fast transient converter topology with
stepping inductance is proposed. The stepping inductance method
is implemented by replacing the conventional inductor in a buck
converter by two inductors connecting in series. One has large in-
ductance and the other has small inductance. The inductor with
small inductance will take over the output inductor during tran-
sient load change and speed up dynamic response. In steady state,
the large inductance takes over and keeps a substantially small
ripple current and minimizes root mean square loss. It is a low cost
method applicable to converters with an output inductor. A hard-
ware prototype of a 1.5-V dc–dc buck converter put under a 100-A
transient load change has been experimented upon to demonstrate
the merit of this approach. It also serves as a voltage regulator
module and powers up a modern PC computer system.
Index Terms—Buck converter, fast transient, voltage regulator
(VR).
I. INTRODUCTION
FAST transient response is a crucial issue in dc–dc con-verters for modern microprocessors. The load current
may change between full load and nearly no load conditions
within nano-seconds range. This fast load change demands
the output terminal of the power supply to deliver full loading
current within nano-seconds time range. Although a decoupling
capacitor helps reduce the effect of the high current transient,
the associated voltage regulator module (VRM) is still required
to have a high slew rate of 150 A/ s or more.
The barrier of output current slew rate is determined by the
equivalent output inductance of the buck regulator. Reducing
output inductance is a way to satisfy the requirement. However,
small inductance will produce side effects such as high ripple
current. Switching converter engineers are facing a new design
challenge to provide high output current slew rate and maintain
low ripple current, low ripple voltage, and high efficiency at the
same time.
A small output inductance of a single converter may increase
the output current slew rate, but this will also produce higher
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ripple voltage and ripple current which is not acceptable. Nev-
ertheless, it is possible to reduce high ripple current by putting
several converters in parallel and each converter has a relatively
large output inductance.
An interleaving parallel converter [1]–[9] is one special form
of parallel converter configuration which produces small equiv-
alent output inductance. An interleaved converter is generally
accepted as a solution to provide fast transient response while
keeping the output inductors from being too small. However,
there are unresolved issues with the interleaved converter.
It gives good performance during the transient state, but the
steady state performance is still not satisfactory due to higher
conduction losses induced by peak currents in each phase.
In addition to the many inductors in the multiple phases, the
component count of associated circuits such as gate drivers
and current sensing networks also multiplies with the number
of phases put in parallel. Current sharing among the multiple
phases of an interleaved parallel converter is also a challenging
issue [7]–[9]. Moreover, in order to produce wide bandwidth re-
sponse to meet stringent requirement these days, high switching
frequency is mandatory. Consequently, switching losses will
also be increased.
Prior work [10], [11] showed a method of using a paralleled
linear regulator to “clamp” the output voltage within a certain
limit. It gives very good performance in the steady state but it is
theoretically dissipative during the transient condition, although
the loss can be small.
A single-phase fast transient converter using stepping induc-
tance is proposed in this paper [12]–[14]. It is theoretically loss-
less, and is able to produce a high output current slew rate at the
transient state and low ripple at steady state. It is an alternate
solution to a multiphase power converter at low cost and it is
easy to implement. The objective of this paper is to demonstrate
this single-phase converter and the capability to switch between
different inductance values for transient and steady states. This
paper also shows this single-phase converter can be designed to
meet tight VRM requirements such as the Intel VRD10.1.
II. THEORY
This section shows the basic configuration of the stepping
inductance converter. The stepping inductance method can
be implemented on any converter topology with an output
inductor–capacitor filter as shown in Fig. 1(a). Fig. 1(a)
shows the basic configuration of the stepping inductance
converter. The output series inductors , , and output
capacitor form the output filter of a basic dc–dc converter.
Inductor is chosen to be much smaller than . Inductor
is magnetically coupled with . , , , and
0885-8993/$25.00 © 2007 IEEE
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Fig. 1. Stepping inductance converter: (a) basic configuration; (b) equivalent circuit on a buck converter during transient; and (c) simplified operation waveforms.
together form an auxiliary circuit to “short circuit” the large
value inductor during load transient. is programmed to
turn on during a fast and large increase in load current. is
programmed to turn on during a fast and large decrease in load
current. The number of turns of is chosen to reduce the
reflected current flow through , in order to reduce their
conduction losses.
Here, only positive change of current is described. Fig. 1(b)
shows the equivalent circuit when is turned on when there is a
step and large increase in load current. Once is turned on, the
equivalent total output inductance will change from to
a much smaller . This increases output inductor current slew
rate in the period where the transient occurred. This also reduces
voltage deviation due to large step change in load current.
Fig. 1(c) shows the operation of the fast transient converter
by various waveforms. When the load current increases in a
step, the output voltage starts to drop accordingly. The auxil-
iary switch , with a series voltage source , is programmed
to turn on in order to provide a step reduction of the equiva-
lent output inductance. The equivalent output inductance will
change to a much smaller value , and provides output inductor
current with high slew rate. Once the fast output inductor
current reaches the level of the output load current, the drop of
the output voltage will stop and start to rise, as the output
inductor current is higher than the load current and flows into
. Auxiliary switch can be programmed to turn off when
the voltage rises back to a certain level.
During the load transient there is a short period in which
switches on and off when the output voltage stabilizes. As
is much greater than , the equivalent output inductor current
will be dominated by after is turn off. Although the mag-
nitude of is increased during the period when is turn on,
it is not high enough to reach the level of load current , hence
will drop again after is turned off. Nevertheless, can
be programmed to turn on again when the output voltage drops
below a certain level. These on and off states will repeat until
the magnetizing current reaches a level equal to the load
current. is expected to keep turning on between that on and
off state of in order to make equal to as soon as pos-
sible and produce minimum transition time for the converter to
go back to steady operation as quickly as possible.
The main purpose of the voltage source is to produce min-
imum transition time. It keeps the output inductor current
increasing when and are turned on. can be chosen
from 0 V to a certain value such that the reflected voltage across
will not cause reverse current to flow through when
is on.
When the output current decreases in a fast a large step the
operations are comparative to the mechanisms so described. At
that time will turn on correspondingly and provide a high
negative slew rate current to avoid voltage build up at . A
transition period will be created in which will turn on and
turn off until the current flowing in inductor reduces to the
steady state load current.
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Fig. 2. Simplified practical implemental: (a) simplified circuit of stepping inductance converter; (b) hysteresis control and PWM circuit; (c) equivalent circuit
when both S andM is turned on, and (d) equivalent circuit when S is turned off and M is turned on.
III. CONTROL
The proposed solution consists of a conventional buck con-
verter with a time-varying inductance. In the steady state, the
stepping inductance circuit ceases operation and the output in-
ductor keeps both itself and a large inductance to keep the cur-
rent ripple small. A linear and compensated voltage mode con-
trol suffices to regulate the output voltage. In the transient load
change, where a fast response of output is needed, the step-
ping inductance circuit works to “short-circuit” the output in-
ductor, and the slew rate will be increased and limited by the
leakage inductance. A hysteresis controller takes control of the
stepping inductance circuit and overrides the signal from the
slower linear controller. This control ensures the output voltage
is bounded by the preset tolerance bands or hysteresis window,
as shown in Fig. 3. The linear controller resumes until the output
voltage falls within the hysteresis window. Although the transi-
tion of controls will cause some output oscillation, it is bounded
by the hysteresis window to ensure output regulation.
IV. IMPLEMENTATION
Practical circuit implement is simple. Voltage source
or can be realized by making use of the input voltage,
although output voltage is also possible. Switches , can
be realized by a small MOSFET, the small inductance can
be the leakage inductance between winding , , and
. Proper timing of and can be realized by hysteresis
control according to the change of output voltage .
Fig. 3. Definition and exaggerated and microscopic view between the relation
of output voltage, inductor current, and loading current.
Fig. 2(a) shows a practical implementation of the stepping in-
ductance converter concept. Two separated windings or induc-
tors , are magnetically coupled to and form a
transformer . , are responsive to positive or negative
change of load current.
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Fig. 4. Equivalent model during transient loading condition and S or S
turned on.
Diodes , prevent reverse current flow. , , , ,
, and form a snubber circuit to absorb current reflected
from leakage inductance when or is turned off. It is
understood that other kinds of snubber or nondissipated snub-
bers may also be used in this application.
Fig. 2(b) shows a realization of the control circuit. The SR
buck pulsewidth modulation (PWM) controller can be any typ-
ical dual output PWM controller such as a Sync–Rect buck con-
verter. Two hysteresis comparators, and , are respon-
sible for detecting the negative or positive change of output
voltage. A logic circuit ensures no simultaneous conduction of
and , and no simultaneous turn on of switches and
or and .
Fig. 2(c) shows a simplified equivalent circuit when and
are turned on. is turned on if the output voltage drops
below a predetermined level . will be turned on too
as the buck PWM controller detects a voltage drop at output
voltage . After is turned on, the magnetizing inductor
is shorted out by an equivalent voltage source . It has a
value determined by the input voltage and turns ratio of and
. Hence, the voltage across the equivalent leakage inductor
is equal to minus and . This value is designed
to be substantially large so that there is enough voltage across
the small leakage inductor to generate current with a high
slew rate and pump current to the output fast enough to coun-
teract the output voltage drop. In practice, the overall equivalent
inductance can be as small as the parasitic inductance of
and the printed circuit board (PCB) trace. Hence, it is possible
to tackle fast load transients (especially those in microprocessor
application).
Fig. 2(d) shows the simplified equivalent circuit when is
turned off and is still turned on. is turned off if the change
of output voltage has risen back to a predetermined level .
is the trigger level of a hysteresis comparator which moni-
tors the output voltage drop. The current flowing in leakage
inductor will be reflected to and reset by the voltage
source formed by snubber as described above. It is pos-
sible to use a lossless snubber to further reduce the losses in this
reset mechanism.
will be kept turning on and off until the magnetizing cur-
rent flowing in rises up to the level of the load current.
V. DESIGN PARAMETERS
Fig. 3 shows a microscopic and exaggerated view during a
load transient condition. Figs. 2(c),(d) and 3 explain the tran-
sient. Here, we assume a) the change of output voltage is com-
parably small with the output voltage and b) the output current
has a very large step change which is much larger than the ripple
Fig. 5. Simplified experimental circuit.
current flowing in . or will turn on when the output
voltage drops or rises through the first threshold voltage
or , according to cases with a step increase or decrease in
load current (see Figs. 4 and 5).
Positive output current slew rate of depends
on voltage across and as
(1)
Similarly, negative output current slew rate is
(2)
where number of turn of ,
number of turn of .
The behavior of the output voltage transient can be analyzed
according to the following mode by assuming a step change of
loading current. In order to find out the voltage change across
, the turning point at which maximum deviated output voltage
, is produced has to be found out. The
peaks can be found out by setting its differentiation equal to
zero. Physically, when current flowing in catches up
with load current , or when , the output
voltage stop dropping and start to rise again. The following
equation shows the maximum output voltage drop
can be worked out by simple circuit analysis
(3)
Similarly the maximum voltage rise during transient
is
(4)
The inductor current will continue to increase or decrease
until the changing output voltage hits a second threshold voltage
or . Beyond this second turning point the output
voltage is in change in the opposite manner. The negative min-
imum deviated voltage against can be also found out
by considering the voltage induced on caused by the peak
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Fig. 6. Experimental result of output voltage variation, CH1—output voltage at 500 mV/Div, CH3—load current signal; CH4—load current at 100 A/Div:
(a) without stepping inductance and (b) with stepping inductance; (c) with stepping inductance and extra capacitors at output; and (d) magnified view of voltage
overshoot complying VRD10.1 requirement.
excessive inductor current dropping back to output current
level, that is
(5)
Similarly, positive minimum deviated voltage again
is
(6)
An important criteria is needed to avoid self-oscillation of the
hysteresis control mechanism. One must avoid having the min-
imum deviated voltage or to cross over the
output voltage level and touch the opposite threshold. The fol-
lowing criteria should be met:
and (7)
VI. EXPERIMENTAL RESULTS
A 12-V input and output at 1.5-V/100-A buck converter is
built. Loading current is switched between 100 A and
0.1 A at a frequency of 100 Hz.
The following figures show the setup and values. Output in-
ductor 3.4 uH, 5 T, with very small output ce-
ramic capacitor of 100 F 8 and switching frequency
200 kHz. Auxiliary winding 25 T,
80 T are chosen 5 to 16 times of to reduce the losses of
auxiliary MOSFETs and . , are Si4486EY 100-V
28-m and Si4470EY 60-V 60-m small MOSFETs, respec-
tively. 10 MQ 100 N. Leakage in-
ductance is measured as 40 nH, which includes trace in-
ductance. 82-V 1/2-W zener, 51-V 1/2-W zener.
0.1 F. 350 mV and 150 mV.
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Fig. 7. Stepping inductance evaluation prototype photograph.
Fig. 6 shows the experimental results of output voltage varia-
tion, CH1—output voltage at 500 mV/Div, CH3—load current
signal, CH4—load current at 50 A/Div: a) without stepping in-
ductance and b) with stepping inductance. It can be seen that
the proposed stepping inductance method reduced the output
voltage ripple by six times and three times at undershoot and
overshoot conditions, respectively.
In an attempt to comply with the VRD 10.1 requirement
by Intel, extra capacitors (Os-Con 2200 F 6) have been
added to the load. Fig. 6(c) shows the output voltage when the
load current changes from 0.1 to 100 A. The voltage overshoot
as shown in Fig. 6(d), meets the 50-mV overshoot and 25- s
overshoot duration as required by the VRD Design Guide [16].
Fig. 7 shows the photograph of the stepping inductance evalua-
tion hardware prototype. Comparing the four-phase interleaved
method in [18], which uses 3-mF capacitance to tackle 50-A
step load change, to the proposed solution using 1.4 mF to
tackle 100-A step load change. The proposed solution saves
1.6-mF capacitance and offers twice the performance.
The voltage deviations are calculated according to the equa-
tions so derived, assuming the ripple current of the output in-
ductor is relatively small as compared to the loading current step
change. Hence, an approximation can be made
and
The maximum voltage change and
with 100-A loading change is calculated as
133 mV and 147 mV. The experiment result
shows the real situation is better than the calculated result. The
reason that the auxiliary switch and actually turn on
before the deviated output voltage hit the first threshold voltage
or . It is caused by noise spikes induced from the
very high slew rate of load current.
An immediate application of the stepping inductance con-
verter is to serve as a VRM for modern PC environment with fast
CPU speed. The evaluation prototype has been used to power
a PC, as shown in Fig. 8(a), with the following configuration:
Intel P4 3.2-GHz CPU (Extreme edition), 512-MB DDR-RAM,
Gigabyte 8KNXP-Ultra Motherboard, Asus V3005 Display
Card, and Window XP Professional Edition operating system.
Note that the on-board three-phase buck converters have been
Fig. 8. (a) VRM application for modern PC environment with fast CPU (Intel
P4 3.2 GHz) and (b) startup current of converter output.
removed and the power source is solely provided by the step-
ping inductance prototype. According to the requirement of
VRD 10.1 [16], it is possible to have a dynamic current step as
much as 95 A. This can be seen, as shown in Fig. 8(b), during
the startup process of the power supply when the power switch
is closed.
Since the conduction losses in auxiliary switch and are
greatly reduced by the turns ratio of , and ,
the temperature rise of the MOSFETS and and snubber
zener diodes , and are small. A detailed loss anal-
ysis has been presented in [15], showing the auxiliary circuit
causes negligible losses compared to the overall power loss.
And the comparison of proposed stepping inductance converter
to other VRM topologies such asmultiphase VRM in terms of
size, ripple reduction, and efficiency has been reported in [17].
In simple words, the stepping inductance converter offers better
fast transient response than three-phase VRM and compatible
steady state ripple current and efficiency without expanding the
number of phases of voltage modules.
A transient fast change in input current will be produced
by the fast output current due to a fast load transient. This is
true for all fast transient converters. An input filter is needed
to slow down the input current during load transient condition.
Such input filter can also provide filtering effect for steady state
operation.
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VII. CONCLUSION
A stepping inductor method for converters with an output in-
ductor is presented. The stepping inductance converter is very
suitable for fast transient VRM application. It can be applied to
a conventional buck converter to greatly improve transient re-
sponse with only two additional small MOSFETs and diodes. It
is also theoretically lossless.
The control circuit is also easy to implement and can be in-
tegrated with a generic buck PWM controller integrated circuit.
Extra cost and design effort for such an improvement is min-
imal, as only a low cost small size component or logic circuit
are needed.
Steady-state performance of the proposed solution is equiva-
lent to today’s sophisticated SR buck converter, and has, practi-
cally, very little power loss due to transient operation.
For a multiphase buck converter, the number of phases will be
increased as the current demand increases due to the increasing
CPU speed. Consequently, the number of buck controllers and
sensing devices, and hence the cost, will be increased. But the
proposed solution employs only a single-phase buck converter
to produce steady-state current and with a stepping inductance
circuit to tackle transient load change. It is expected that the size
and cost is much lower.
It has been shown that such an approach is very suitable for
fast transient response VR used on a microprocessor and other
fast loading change applications.
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